

**Fig. 1**





Fig. 3






Fig. 4A





Fig. 5









Fig. 6B




**Fig. 7**




**Fig. 8**



**Fig. 9A**



**Fig. 9B**



**Fig. 10**







Fig. 11




**Fig. 12**  
operation




**Fig. 12A**




**Fig. 13**  
operation



**Fig. 13A**



**Fig. 14A**



**Fig. 14B**





Fig. 15



**Fig. 16**




Fig. 17




Fig. 18





Fig. 19



**Fig. 20**




Fig. 21




Fig. 22





Fig. 23



**Fig. 24**




Fig. 25




Fig. 26




Fig. 27







Fig. 28




**Fig. 29A**




**Fig. 29B**




5 cycles



4 cycles



**Fig. 30**




**Fig. 31**

	Expression $\alpha$	Expression $\beta$	Expression $\theta$	Expression $\gamma$
Process A		0		
Process B		10		
.....				
.....				



	Expression $\alpha$	Expression $\beta$	Expression $\theta$	Expression $\gamma$
Process A		30		
Process B		40		
.....				
.....				

↓ .....  
and so on

Fig. 32




CLU=Configurable Logic Unit  
LU=Logic Units  
SN=Switching Network  
CM=Configuration Memory  
LSM=Logic Schedule Manager  
NSM=Network Schedule Manager

**Fig. 33****Fig. 34**


**Fig. 35**

Routing Architecture Overview


Symmetrical Array




Row-Based



Sea-of-Gates





Hierarchical PLD




**Fig. 36**

Multiple vs. Single Building Block




(a)



(b)


**Fig. 37**

Overall Architecture



**Fig. 38**

Switching



## Fig. 39 Methodology






Fig. 40A



**Fig. 40B**




**Fig. 41A**

Cost Matrix


	A	B	C	D	E	F
A	0	X	X	X	X	X
B	5	0	X	X	X	X
C	6	0	0	X	X	X
D	4	3	7	0	X	X
E	1	4	1	0	0	X
F	3	0	4	5	3	0

**Fig. 41B**

Pre-Placement

**Fig. 42**

Design Flow



**Fig. 43**

Control Flow Linked List




Fig. 44




Fig. 45

Zones in the Modified Structure






Fig. 46

Initial Zone Structure Obtained



s: sibling relationship  
 lc: later child relationship  
 lp: later parent relationship  
 In all types, destination zone is (lc/s/lp) of source zone.  
 The shaded zones are Loop types.


Fig. 47

Comprehensive Zone Structure  
with Cancelled Links Shown

s: sibling relationship  
 lc: later child relationship  
 lp: later parent relationship  
 In all types, destination zone is (lc/s/lp) of source zone.  
 The shaded zones are Loop types.

**Fig. 48**

Comprehensive Zone Structure  
with Cancelled Links Removed



s: sibling relationship  
lc: later child relationship  
lp: later parent relationship  
In all types, destination zone is (lc/s/lp) of source zone.  
The shaded zones are Loop types.

Fig. 49

Sequentially Ordered Zones

